This paper describes a high-speed current switching CMOS digital analog converter (DAC) circuit that achieves 8-bit resolution, low differential non-linearity (DNL),20M samples per second conversion rate, low glitch energy and 5V power supply voltage by using MOSZS SCNA20 2um process. The converter is based on current division by using segmentation technique The current switching is used instead of vokage switching because current can be switch in and out of a circuit faster than voltage. The developed DAC employs two internal DACs. Each internal DAC has its own advantages. This DAC used thermometer code for three bits MSBs and R2R ladder for 5 bits LSBs.
Intoduction
The use of current-mode creates a potential for speed improvement. All the current-mode DACs are made of three basic blocks; a current reference generator, a controlled current switching matrix and a current-to-voltage converter. One of the main applications of high-speed current mode D/A converter is in raster-scan graphics monitors, which are used in most modern computer system. Figure 1 shows the basic blocks diagram of the developed DAC. An array of c equal coarse current source is used. One of the current sources can be divided into more fine current levels by using a passive current divider. Controlled by the value of digital input code, a number of the coarse and fine currents are switched to the output terminal and the remaining currents are dumped to signal ground. The N-bit digital code is divided into C-bit coarse (MSBs) and F-bit fine (LSBs) codes. A binary-to-thermometer decoder that controls the coarse current sources decodes the C-bits MSBs. The remaining F-bits directly control a binarythe operational amplifier. The total output ' current can be expressed as I,,,, = i,,(m-1) + Dfi,,/2" Where Df represents the decimal value corresponding to the F LSBs and i,, is the unit coarse current source. For 8-bit DAC, there are total of z3 = 8 unit coarse currents and a 5-bit binary -weighted divided.
Thermometer Decoder
I Binary code I Thermometer code I Table 1 : Thermometer-code representation for 3-weighted divider. The C coarse bits represent values from zero to 2"-1. Therefore, 2" unit coarse current sources are required, including bit binary values.
one for the segmentation current. The output current of the coarse network and fine current divider are added to form the total output current and converted into a voltage by the resistor and
For an inherently monotonic DAC with good differential non-linearity (DNL) and low glitch energy, a thermometer-type decoder must 0-7803-6430-9/00/$10.00 02000 IEEE be used. A 3-bit thermometer decoder converts the input 3 bits to 23-1=7 output bits. A output spikes in connection with major -input code transitions. It is called glitch and it is due tothermometer code differs from a binary code because it has 2N-' digital inputs to represent 2N different digital values. The thermometer-based converter has advantages over its binary counterpart, such as low differential nonlinearity (DNL), guaranteed-monotonic and reduced glitching noise. Table 1 shows the truth table of a 3-bit thermometer decoder. If D, to D7 are used to control the current sources, then moving from one code to the next, one additional current is turned on, which increased the total output current, hence guaranteeing monotonic. Artother potential source of concern, especially in high-speed DAC, is the presence of the internal circuitry's non-uniform response to input changes. For instance, during transition from 0 1 1 to 100, the MSB is perceived as-going on before all other b,its go off, the output will momentarily swing to full scale, thus causing output glitch. This phenomenon is common in a binary-weighted current source DAC. The thermometer decoding can improve this glitch performance.. In thermometer decoder, going from 01 1 to 100 or 3i, to 4i,, the three current that supply 3i, remain on and a fourth current turns on to supply 4i,, eliminating any glitches. The current source can be realized by using resistors as shown in. Figure 2 . The value of resistance R, used is depending on the total output resistance of the inverter R-2R ladder. Rather than turning the individual soueces off and on, the output of each souse is switched selectively to ground or the virtual ground at the input of a current-to-voltage converter. The total output resistance of the ladder is constant at R because the currents in the ladder are on regardless the value of the inputs. By adjusting the ratio W/L of the transistors and R,, each current source provides a value of 0.48mA including one for inverter R-2R ladder. Figure 3 shows the binary weighed current, which is using inverter R-2R ladder. In this circuit, the current in the ladder and reference are independent of the digital input .because the input data cause the ladder currents to be switched either directly to ground or to the virtual ground at the input of a current-to-voltage converter. Because both op-amp inputs .are at ground potential, the ladder current is independent of the switch position. The switches still need to have low on-resistance to minimize error within the converter. An important advantage of the current-mode is that all ladder node voltages remain constant with changing input codes, thus avoiding any slowdown effect by stray capacitances. The inverter R-2R often implemented in CMOS technology. 
Inverted R-2R Ladder

Methodology
The digital to analog converter (DAC) is designed by dividing into modules. The modules include thermometer decoder, latch, inverter R-2R ladder, current mirror, two-way current switch and operational amplifier. The circuit is simulated by using Tanner Tool Pro which has S-Edit, T-Spice. W-Edit and LVS. The functional of each module is implemented in transistor level by using S-Edit and simulated by using T-Spice. The result of each module is verified by using W-Edit. All the modules are combined to form the DAC. After the transistor level, the transistors are converted to layout by using L-Edit. Finally, the layout and transistor level of DAC is compared by using LVS to ensure the schematic and layout is matched.
Result and Discussion
Tspice simulation is executed in order to verify the specification of the proposed DAC. From the result, the settling time of the DAC is 5011s and the differential non-linearity (DNL) is fO.5LSB and accuracy is f l .OLSB. 
Conclusion
Analog Switch
The analog switches require low on resistance, high off resistance and zero offset voltage. High operating ,speed is also the desirable characteristic for the single-pole-double-throw switches required for this architecture.
In conclusion, an 8-bit has been designed and simulated by using Tanner Tools Pro software with MOSIS/orbit 2.0um process. The reduced differential non-linearity (DNL) ,20
MHz and low glitch energy are achieved by utilizing the proposed technique. This current switching architecture used 3-bits coarse and 5-bits fine current can be used in high-speed application.
